




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : <b>G06F 9/46, 15/16</b>	<b>A1</b>	(11) International Publication Number: <b>WO 00/42506</b> (43) International Publication Date: 20 July 2000 (20.07.00)
<p>(21) International Application Number: PCT/SE00/00040</p> <p>(22) International Filing Date: 13 January 2000 (13.01.00)</p> <p>(30) Priority Data: 9900118-2 18 January 1999 (18.01.99) SE</p> <p>(71) Applicant: AXIS AB [SE/SE]; Scheelevägen 16, S-223 70 Lund (SE).</p> <p>(72) Inventors: SANDSTRÖM, Stefan; Västerlånggatan 43, S-241 31 Eslöv (SE). LUNDBERG, Stefan; Magistratsvägen 55, A205, S-226 44 Lund (SE).</p> <p>(74) Agents: STRÖM, Tore et al.; Ström &amp; Gulliksson AB, P.O. Box 4188, S-203 13 Malmö (SE).</p>		<p>(81) Designated States: AU, CA, CN, JP, KR, NO, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p><b>Published</b> <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>

(54) Title: PROCESSOR AND METHOD OF EXECUTING INSTRUCTIONS FROM SEVERAL INSTRUCTION SOURCES

## (57) Abstract

An internal processor (1) for the execution of instructions from several instruction sources (2; 6), wherein an interface (11) is connectable to at least an external instruction source (2), enabling execution interleaving of instructions from the instruction sources (2; 6), which is controlled by the external instruction source.



***FOR THE PURPOSES OF INFORMATION ONLY***

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

TITLE:PROCESSOR AND METHOD OF EXECUTING INSTRUCTIONS FROM  
SEVERAL INSTRUCTION SOURCES

5

### **Field of the Invention**

The present invention relates generally to a processor and a method of executing instructions from several instruction sources, and more particularly to an internal processor, wherein the execution of the internal processor is controlled by an external processor.

### **Description of the Prior Art**

A conventional processor or CPU regularly comprises at least a processing unit and a control unit including various processing and control circuits as well as a set of registers intended for temporary storage of instructions, memory addresses, and data. The control circuits in the control unit are responsible for the machine or instruction cycle comprising the steps of fetching instructions, decoding opcodes, routing information to the intended entity, and providing proper control signals for all CPU actions. Program instructions and data are fetched from a primary memory.

However, in some cases it is desired to control a processor integrated on a general or special purpose chip. For example during the test phase or even during real operation of the chip it is desired to have the complete control of the execution and to read information of the internal state of the processor.

US-A-5 410 544 discloses an apparatus for testing a unit comprising an internal processor coupled to a register by an internal bus. In one embodiment the apparatus provides external control to a flash memory unit that has an internal processor. The internal processor is programmed so that it can execute an algorithm which performs an operation on the unit when it is executed. An internal bus

is used by the internal processor to access a state datum when the internal processor is executing the algorithm. The apparatus comprises an external processor disposed external to the unit and an interface and switch disposed on the  
5 unit. The interface is coupled to the internal and externally processors and is for receiving a plurality of commands from the external processor. Examples of commands that may be sent from the external processor to the interface unit is read status or read the memory. Included  
10 in the commands is an ability to order the internal processor to execute an algorithm that has been stored within the internal processor. By issuing another command, a "trap door" command, the external processor can take control of some registers and thereby simulate the  
15 execution of algorithms by the internal processor.

### **Summary of the Invention**

According to the present invention an improved internal processor arranged on a chip is provided which  
20 permits control from an external processor in a transparent and efficient way.

This object is obtained by an internal processor, enabling execution of instructions from several instruction sources according to the invention. An interface arranged  
25 in the processor is connectable to at least an external instruction source, enabling execution interleaving of instructions from the several instruction sources, which execution is controlled by the external instruction source.

An advantage of the present invention is that the  
30 external processor can control the operation of the internal processor in an efficient way, and has the access to the internal state of the internal processor in the same way as the internal processor itself.

### **Brief Description of the Drawings**

In order to explain the invention in more detail and the advantages and features of the invention references in the following detailed description of the preferred embodiment are made to the accompanying drawings, in which

FIG 1 is a block diagram of an internal processor according to the invention connected to an external processor; and

FIG 2 is a flow chart of the instruction cycle in the internal processor of FIG 1.

### **Detailed Description of the Invention**

Referring to FIG 1, there is illustrated a processor or a CPU 1 capable of interpreting and executing programs. In some cases such a processor is integrated on a general purpose or special purpose chip. Therefore, the processor according to the invention is referred to as an internal processor. The internal processor according to the invention is designed to be controlled by another processor referred to as an external processor 2.

Similar to a general purpose processor one embodiment of the invention comprises a data processing unit 3 and a program control unit 4. The processing unit 3 further comprises different kinds of processing circuits not shown on the drawings and the control unit 4 comprises various control circuits 5. High speed registers are also included in the processor 1 for temporary storage of instructions, memory addresses, and data. The control unit 4 fetches instructions, decodes operation codes, generates control signals for the other components of the processor, and routs data and information through the different parts of the processor: registers, memory etc. In order to synchronize the different components a clock circuit, not shown in the drawings, is used to generate timing signals.

Programs and data are stored in a main memory and on chip main memory 6 in the embodiment. A transfer of data takes place between the memory 6 and a data register 7, and the memory address used is stored in an address register 8.

5 An operation code of an instruction to be decoded and executed is stored in an instruction register 9. The address of the next instruction to be executed is stored in still another register referred to as a program counter 10.

During the instruction cycle of the processor a  
10 sequence of actions or operations takes place, which is illustrated by the flow chart in FIG 2.

According to the present invention, the next instruction to be executed (operation code and operand) is fetched from the interface 11 if an instruction is provided  
15 by the external processor 2, and loaded to the instruction register 9 in the control unit 4. The external processor may provide the internal processor 1 with a sequence of instructions, i.e an instruction stream. However, if no instructions are provided by the external processor 2 the  
20 next instruction is fetched from the main memory 6, RAM or cache. The instruction is decoded and interpreted by the control circuits 5 and executed by the data processing unit. The results are placed in a suitable register in the data processing unit 3 or in the main memory 6.

25 Thus, the two different instruction streams are provided by means of the two instruction sources: the main memory 6 and the external processor 2 via the interface 11. These two instruction streams are almost completely independent. The program counter 10 is the only direct inter-  
30 action available between the two instruction streams.

While instructions are provided by the external processor they are fetched by the internal processor via the interface 11 and then executed. When no further instructions are provided by the external processor 2, it  
35 provides the program counter of the internal processor 1

with an address of the next instruction and the normal operation of the internal processor 1 proceeds. The program counter 10 is automatically incremented after the next instruction has been fetched. Hence, the external processor  
5 2 can control the operation of the internal processor in an efficient way, but not reversely.

In order to operate in a proper way the external processor may in some cases need feedback information from the interface 11.

10 Although the invention has been described by way of a specific embodiment thereof it should be apparent that the present invention provides a processor that fully satisfies the aims and advantages set forth above, and alternatives, modifications and variations are apparent to those skilled  
15 in the art.

As mentioned above the processor can be a part of a general purpose or special purpose chip in other embodiments of the invention. Thus, the processor in some cases has a completely different design and comprises for example  
20 additional registers, such as special purpose registers to facilitate branch control, facilities providing simultaneous processing of more than one instruction, and different kinds of data processing capabilities etc. However, the processor still has an interface enabling at  
25 least two different sources from which the processor fetches its instructions, one of which sources controls the execution of the internal processor.

## CLAIMS

1. An internal processor (1) for the execution of instructions from several instruction sources (2;6), characterized by interface means (11) connect-  
5 able to at least an external instruction source (2), enabling execution interleaving of instructions from said instruction sources (2;6), controlled by said external instruction source.

10 2. An internal processor according to claim 1, characterized in that said interface (11) is connected to a program register (10) of said internal processor (1) for the execution sequence control of said internal processor (1) by said external instruction source  
15 (2).

3. An internal processor (1) according to claim 1 or 2, characterized in that said interface (11) is connected to an instruction register (9) of said  
20 internal processor (1) for the execution sequence control of said internal processor (1) by said external instruction source (2).

4. An internal processor (1) according to any of the  
25 preceding claims, characterized by a primary storage means (6) from which the processor fetches instructions.

5. An internal processor (1) according to any of the  
30 preceding claims, characterized by an external processor connected to the interface (11) and providing instructions to the internal processor (1).

6: A method of executing instructions from several  
35 instruction sources (2;6) in an internal processor (1), characterized by the steps of:




for each instruction provided by an external  
instruction source (2), decoding and executing said  
instruction; otherwise


fetching an instruction from another instruction  
5 source (6), decoding, and executing said instruction.

7. A method according to claim 6,  
c h a r a c t e r i z e d by the step of:

fetching an instruction from a location in said  
10 another instruction source (6) determined by the external  
instruction source (2).

*FIG. 1*

2/2

*FIG. 2*

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 00/00040

## A. CLASSIFICATION OF SUBJECT MATTER

IPC7: G06F 9/46, G06F 15/16

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0334526 A2 (DU PONT PIXEL SYSTEMS LIMITED), 27 Sept 1989 (27.09.89), column 5, line 21 - line 54, figure 1  --	1-7
D,A	US 5410544 A (J.A. KREIFELS ET AL.), 25 April 1995 (25.04.95), abstract  -- -----	1-7



Further documents are listed in the continuation of Box C.



See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

24 May 2000

Date of mailing of the international search report

26 -05- 2000

Name and mailing address of the ISA/

Swedish Patent Office

Box 5055, S-102 42 STOCKHOLM

Facsimile No. +46 8 666 02 86

Authorized officer

Nikolaj Hautaviita/AE

Telephone No. +46 8 782 25 00

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/SE 00/00040**

Patent document cited in search report			Publication date	Patent family member(s)	Publication date
EP	0334526	A2	27/09/89	GB 2215873 A	27/09/89
				JP 2015378 A	19/01/90
				US 5195186 A	16/03/93
-----					
US	5410544	A	25/04/95	NONE	
-----					